Talk · International SoC Design Conference · November 1, 2018
Low Power Near-sensor Coarse to Fine XOR based Memristive Edge Detection
Kamilya Smagulova, Aidana Irmanova, Alex Pappachen James
Abstract
In this paper, we propose XOR based memristive edge detector circuit that is integrated into a near sensor log-linear CMOS pixel. Memristor threshold logic was used to design NAND gates, which serve as a building block for XOR gates. For validation of proposed circuit functionality hardware simulation of logic gates with a pixel pair was conducted using TSMC 0.18um technology and system-level simulation of the proposed circuit using SPICE models. The proposed method operates in low power and takes a small area on chip. The power consumption of one pixel is 1.16uW and total area 36.72 um2without photosensing component. The power consumption of NAND circuit is 1.11pW and total area 32.4um2.
More by Kamilya Smagulova
- From Algorithms to Bitstreams: A Survey of FPGA-Based Acceleration for Transformer InferencePreprints.org · 2026
- Efficient and real-time perception: a survey on end-to-end event-based object detection in autonomous drivingFrontiers in Robotics and AI · 2025 · Citations: 7
- Chimera: a block-based neural architecture search framework for event-based object detectionFrontiers in Artificial Intelligence · 2025 · Citations: 4
- Adversarial Robustness and Transferability on Stochastic Resistive AcceleratorsInternational Conference on Machine Intelligence and Smart Innovation · 2025