Skip to content
DSML.KZ
Publications

Talk · International Conference on VLSI Design · January 1, 2017

Compact Implementations of FPGA-based PUFs with Enhanced Performance

N. Nalla Anandakumar, Mohammad Hashmi, Somitra Kumar Sanadhya

Mohammad Hashmi
Open via DOI

Abstract

The Physically Unclonable Functions (PUFs) are used in numerous security applications such as device authentication, secret key generation, FPGA intellectual property (IP) protection, and trusted computing. In this paper, compact implementations of Ring oscillator-based PUF (RO-PUF), Arbiter-based PUF (A-PUF) and RS Latch-based PUF (RS-LPUF) on an FPGA (Field Programmable Gate Array) platform are presented. The proposed schemes provide very competitive area trade-offs and effectively enable smallest FPGA implementations, reported so far, of RS-LPUF, RO-PUF, and A-PUF respectively. The designs have been validated by developing prototypes on Xilinx Spartan-6 FPGAs at core voltage of 1.2V and normal operating temperature. Finally, a detailed comparison of statistical analysis on their performance using measured PUF data have been carried out. It has been demonstrated that the proposed designs exhibit significantly improved performance in terms of statistical properties when compared to the existing works.

Physical Unclonable Functions (PUFs) and Hardware SecurityRadiation Effects in ElectronicsCryptographic Implementations and Securityphysical unclonable functionsring oscillator PUFarbiter PUF

More by Mohammad Hashmi