Analysis and Synthesis of Single-Bit Adders for Multi-Bit Adders with Sequential Transfers

Abstract

This paper provides an analysis of existing single-digit binary adders from the point of view of their implementation on fans built based on metal-oxide-semiconductor field-effect transistor—MOSFETs. The synthesis of a single-digit adder with a conditional sum is carried out. The considered adders are compared in terms of speed and hardware complexity (by the number of MOSFETs). Adders perform arithmetic operations on numbers. In combination with other logical operations, adders are the core of the circuits of arithmetic logic devices that implement several different operations; they are an integral part of different processors. The most important parameters of adders are their hardware complexity and performance; therefore, many options for single-bit and multi-bit connectors with serial, parallel and combined transmissions have been developed. In the final part, a scheme of a multi-bit adder with consecutive transfers on adders with a conditional sum is given. An example of performing addition operations is given.

More by Assel Mukasheva

• Performance Evaluation of WPA2 and WPA3 Security Protocols in Private Wi-Fi 6 Environments2026
• HYBRID GAT-AUTOENCODER-BILSTM-ATTENTION ARCHITECTURE FOR MULTI CLASS CYBERATTACK DETECTION IN HETEROGENEOUS IOT NETWORKSВестник Алматинского университета энергетики и связи · 2026
• DISTRIBUTED SYSTEM FOR DATA SHARING AND JOINT PROCESSING BETWEEN RESEARCH CENTERS AND FARMSВестник Алматинского университета энергетики и связи · 2026
• Comparative Study of Regression Models Using Machine Learning to Predict Real Stock PricesInternational Conference on Electronics, Engineering Physics and Earth Science · 2026